Superscalar processor

Results: 45



#Item
1Classes of computers / Instruction set architectures / Microprocessors / Computer architecture / Parallel computing / EckertMauchly Award / John Mauchly / Complex instruction set computing / Association for Computing Machinery / Superscalar processor / Computer / X86

Contacts: Jim Ormond

Add to Reading List

Source URL: awards.acm.org

Language: English - Date: 2016-05-18 11:44:53
2Central processing unit / Microcode / Advanced Micro Devices / X86-64 / Instruction set / Superscalar processor / Microprocessor / Microarchitecture / X86 / Micro-operation / Firmware / Intel Core

Security Analysis of x86 Processor Microcode Daming D. Chen Gail-Joon Ahn Arizona State University

Add to Reading List

Source URL: www.dcddcc.com

Language: English - Date: 2016-08-05 04:38:17
3Central processing unit / Stack machines / Microprocessors / Parallel computing / Transputer / Computer architecture / Processor register / CPU cache / IDL / Instruction set

T9000 - superscalar transputer Richard Forsyth Bob Krysiak Roger Shepherd INrvl0S Limited - SGS-Thomson Microelectronics

Add to Reading List

Source URL: www.hotchips.org

Language: English - Date: 2013-07-27 22:44:50
4Parallel computing / Guang Gao / Computer architecture / Software pipelining / Symposium on Parallelism in Algorithms and Architectures / Superscalar processor / Dataflow architecture / Instruction-level parallelism / Data-intensive computing / XPL / Rock / Josh Fisher

DOC Document

Add to Reading List

Source URL: www.capsl.udel.edu

Language: English - Date: 2015-02-12 15:30:49
5

2013 IEEE Computer Society Annual Symposium on VLSI A Study on Polymorphing Superscalar Processor Dynamically to Improve Power Efficiency Keywords-Core Morphing; Asymmetric Multicore Processor (AMP);

Add to Reading List

Source URL: euler.ecs.umass.edu

Language: English - Date: 2013-11-15 15:34:59
    6X86 architecture / Central processing unit / Parallel computing / X86 / Pentium Pro / Superscalar / MOV / Out-of-order execution / P6 / Computer architecture / Computer engineering / Computing

    EN164: Design of Computing Systems Lecture 24: Processor / ILP 5 Professor Sherief Reda http://scale.engin.brown.edu Electrical Sciences and Computer Engineering School of Engineering

    Add to Reading List

    Source URL: scale.engin.brown.edu

    Language: English - Date: 2014-03-23 13:26:59
    7Classes of computers / Parallel computing / Scoreboarding / Hazard / Tomasulo algorithm / Central processing unit / Superscalar / Reduced instruction set computing / Instruction set / Computer architecture / Computing / Computer engineering

    EN164: Design of Computing Systems Lecture 22: Processor / ILP 3 Professor Sherief Reda http://scale.engin.brown.edu Electrical Sciences and Computer Engineering School of Engineering

    Add to Reading List

    Source URL: scale.engin.brown.edu

    Language: English - Date: 2014-03-23 13:27:00
    8Parallel computing / Classes of computers / Central processing unit / Superscalar / Very long instruction word / Hazard / Instruction set / Slot / NOP / Computer architecture / Computing / Computer engineering

    EN164: Design of Computing Systems Lecture 20: Processor / ILP 1 Professor Sherief Reda http://scale.engin.brown.edu Electrical Sciences and Computer Engineering School of Engineering

    Add to Reading List

    Source URL: scale.engin.brown.edu

    Language: English - Date: 2014-03-23 13:26:54
    9Central processing unit / Instruction set / Microarchitecture / Instruction cycle / Addressing mode / Parallel computing / Superscalar / Transport triggered architecture / Computer architecture / Computer engineering / Computer hardware

    A PROCESSOR ARCHITECTURE Mark R. Thistle Institute for DefenseAnalyses SupercomputingResearchCenter Lanham,Maryland 20706

    Add to Reading List

    Source URL: www.cs.berkeley.edu

    Language: English - Date: 2003-06-11 14:31:52
    10Parallel computing / Central processing unit / Microprocessors / Threads / Simultaneous multithreading / Multi-core processor / Superscalar / Multithreading / Microarchitecture / Computer architecture / Computing / Computer hardware

    Area and System Clock Effects on SMT/CMP Processors James Burns Intel Santa Clara, California

    Add to Reading List

    Source URL: research.ac.upc.edu

    Language: English - Date: 2002-03-20 08:48:03
    UPDATE